

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/078,876	02/20/2002	David J. Hathaway	FIS920010383US1	6308
32074	7590	07/27/2004	EXAMINER	
INTERNATIONAL BUSINESS MACHINES CORPORATION DEPT. 18G BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533			TORRES, JOSEPH D	
			ART UNIT	PAPER NUMBER
			2133	

DATE MAILED: 07/27/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/078,876

Applicant(s)

HATHAWAY ET AL.

Examiner

Joseph D. Torres

Art Unit

2133

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 19 July 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-23 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-23 is/are rejected.
- 7) ☒ Claim(s) 6-8 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Objections

1. Claims 6-8 are objected to because of the following informalities: "scan chain" in line 2 should be plural. Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claim 1-21 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1 recites the limitation "said probabilities" in lines 5-6. There is insufficient antecedent basis for this limitation in the claim. Note it is not clear whether "stimulus and result value probabilities" refers to two different probabilities nor is it clear whether "said probabilities" refers back to one or both of those probabilities or some other probability.

Claim 1 recites the limitation "the ordering of said memory elements" in line 7. There is insufficient antecedent basis for this limitation in the claim.

Claim 1 recites the limitation "said probabilities" in lines 5-6. There is insufficient antecedent basis for this limitation in the claim.

Art Unit: 2133

Claim 3 recites the limitation "the probabilities" in line 2. There is insufficient antecedent basis for this limitation in the claim.

Claim 3 recites the limitation "the stimulus value" in line 2. There is insufficient antecedent basis for this limitation in the claim.

Claim 3 recites the limitation "the result value" in line 3. There is insufficient antecedent basis for this limitation in the claim.

Claim 4 recites the limitation "the stimulus value" in line 2. There is insufficient antecedent basis for this limitation in the claim.

Claim 4 recites the limitation "the result value" in line 3. There is insufficient antecedent basis for this limitation in the claim.

Claim 6 recites the limitation "said probabilities" in lines 3-5. There is insufficient antecedent basis for this limitation in the claim.

Claim 7 recites the limitation "said probabilities" in lines 3-5. There is insufficient antecedent basis for this limitation in the claim.

Claim 8 recites the limitation "said probabilities" in line 5. There is insufficient antecedent basis for this limitation in the claim.

Claim 9 recites the limitation "said probabilities" in lines 3-5. There is insufficient antecedent basis for this limitation in the claim.

Claim 10 recites the limitation "said probabilities" in lines 3-5. There is insufficient antecedent basis for this limitation in the claim.

Claim 11 recites the limitation "said probabilities" in lines 3-5. There is insufficient antecedent basis for this limitation in the claim.

Art Unit: 2133

Claims 13 and 18 recite the limitation "said step of sequentially connecting" in line 1.

There is insufficient antecedent basis for this limitation in the claim.

Claims 13 and 18 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential structural cooperative relationships of elements, such omission amounting to a gap between the necessary structural connections. See MPEP § 2172.01. The omitted structural cooperative relationships are: the relationship between the equation in claims 13 and 18 and a step for sequentially connecting memory elements.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

3. Claims 1, 3-12 and 23 are rejected under 35 U.S.C. 102(e) as being anticipated by Patra; Priyadarsan et al. (US 6529861 B1).

35 U.S.C. 102(e) rejection of claims 1 and 23.

Art Unit: 2133

Patra teaches a method for reducing switching activity during a test scan operation of at least one scan chain in an integrated circuit (the Abstract in Patra teaches a method for reducing switching activity in domino circuits; col. 7, lines 1-48 in Patra teaches an exemplary embodiment whereby the domino circuit is a scan chain made up of partial scan scan flip flops and the sequential domino logic blocks of the domino circuit are the partial scan flip-flops, i.e., memory elements, used for testing an IC chip) comprising the steps of: a. determining stimulus and result value probabilities for a plurality of memory elements in said IC (col. 3, lines 58-62, Patra teach that signal probability is the probability that the logical output is high in response to a stimulus at the input, hence signal probabilities are stimulus and result value probabilities and Step 802 in Figure 8 of Patra is a means for determining stimulus and result value probabilities for sequential domino logic blocks, i.e., partial scan flip-flops or memory elements); and b. connecting said memory elements to form at least one scan chain based on said probabilities, thereby reducing the switching activity as determined by the probabilities and by the ordering of said memory elements within said at least one scan chain (Figures 9a-9C & 10A-10C of Patra teach connecting said memory elements to form at least one scan chain based on said probabilities; Step 704 in Figure 7 teach power is reduced).

35 U.S.C. 102(e) rejection of claim 3.

Col. 3, lines 55-67 in Patra teach that the signal probability p_g is the probability of a transition, therefore $1 - p_g$ is the probability that there is no transition, hence calculating p_g is substantially the same as calculating the probability of coincidence $1 - p_g$.

Art Unit: 2133

35 U.S.C. 102(e) rejection of claim 4.

Col. 3, lines 55-67 in Patra teach that the signal probability p_g is the probability of a transition.

35 U.S.C. 102(e) rejection of claims 5, 6, 8 and 10.

If s_1 denotes 103, s_2 denotes 101, r_1 denotes 101 and r_2 denotes 102 then $1 - p_{g1}$ denotes the probability that $s_1 = r_1$ and $1 - p_{g2}$ denotes the probability that $s_2 = r_2$, hence $1 - p_{g1}$ is the probability that $s_1 = s_2$ and $1 - p_{g2}$ is the probability that $r_1 = r_2$ since $s_2 = r_1$.

35 U.S.C. 102(e) rejection of claim 7, 9 and 11.

Note: if $1 - p_{g1}$ denotes the probability that $s_1 = r_1$ and $1 - p_{g2}$ denotes the probability that $s_2 = r_2$, then p_{g1} is the probability of a transition between s_1 and s_2 ; and p_{g2} is the probability of a transition between r_1 and r_2 .

35 U.S.C. 102(e) rejection of claim 12.

One of the gates of circuit element 106 in Figure 1 of Patra teaches an inversion element between memory elements.

Art Unit: 2133

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

4. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Patra; Priyadarsan et al. (US 6529861 B1) in view of Monteiro et al. (J. Monteiro, S. Devadas, and B. Lin, "A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits," Proc. 31st Design Automation Conf., pp. 12-17, 1994; hereafter referred to as Monteiro).

35 U.S.C. 103(a) rejection of claim 2.

Patra substantially teaches the claimed invention described in claim 2 (as rejected above).

However Patra does not explicitly teach the specific use of generating and simulating a set of test patterns for said IC for determining result probabilities.

Art Unit: 2133

Monteiro, in an analogous art, teaches use of generating and simulating a set of test patterns for said IC for determining result probabilities (last paragraph of column 1 on page 12; Note; modeling randomly applied test vectors is a means for simulating a set of test patterns).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Patra with the teachings of Monteiro by including use of generating and simulating a set of test patterns for said IC for determining result probabilities. This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that use of generating and simulating a set of test patterns for said IC for determining result probabilities would have provided a means for performing the required probability computations in the Patra patent.

5. Claims 14-17 and 19-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Patra; Priyadarsan et al. (US 6529861 B1) in view of Kajihara et al. (Seiji Kajihara, Kohei Miyase: On Identifying Don't Care Inputs of Test Patterns for Combinational Circuits. ICCAD 2001: 364-369; hereafter referred to as Kajihara).

35 U.S.C. 103(a) rejection of claims 14-17 and 19-21.

Patra substantially teaches the claimed invention described in claims 1, 3-12 (as rejected above).

Art Unit: 2133

However Patra does not explicitly teach the specific use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity.

Kajihara, in an analogous art, teaches use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity and compacting the test pattern set (Sections 5.1 and 5.2 in Kajihara teach setting undetermined or don't care values to a specific value for the purposes of reducing switching activity).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Patra with the teachings of Kajihara by including use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity. This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill in the art would have recognized that use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity would have provided the opportunity to reduce switching activity (Section 5.2 in Kajihara).

35 U.S.C. 103(a) rejection of claim 22.

Patra teaches a method for reducing switching activity during a test scan operation of at least one scan chain in an integrated circuit (the Abstract in Patra teaches a method for reducing switching activity in domino circuits; col. 7, lines 1-48 in Patra teaches an exemplary embodiment whereby the domino circuit is a scan chain made up of partial scan scan flip flops and the sequential domino logic blocks of the domino circuit are the partial scan flip-flops, i.e., memory elements, used for testing an IC chip) comprising the

Art Unit: 2133

steps of: a. determining stimulus and result value probabilities for a plurality of memory elements in said IC (col. 3, lines 58-62, Patra teach that signal probability is the probability that the logical output is high in response to a stimulus at the input, hence signal probabilities are stimulus and result value probabilities and Step 802 in Figure 8 of Patra is a means for determining stimulus and result value probabilities for sequential domino logic blocks, i.e., partial scan flip-flops or memory elements); and b. connecting said memory elements to form at least one scan chain based on said probabilities, thereby reducing the switching activity as determined by the probabilities and by the ordering of said memory elements within said at least one scan chain (Figures 9a-9C & 10A-10C of Patra teach connecting said memory elements to form at least one scan chain based on said probabilities; Step 704 in Figure 7 teach power is reduced).

However Patra does not explicitly teach the specific use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity.

Kajihara, in an analogous art, teaches use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity and compacting the test pattern set (Sections 5.1 and 5.2 in Kajihara teach setting undetermined or don't care values to a specific value for the purposes of reducing switching activity).

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Patra with the teachings of Kajihara by including use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity. This modification would have been obvious to one of ordinary skill in the art, at the time the invention was made, because one of ordinary skill


Art Unit: 2133

in the art would have recognized that use of setting undetermined or don't care values to a specific value for the purposes of reducing switching activity would have provided the opportunity to reduce switching activity (Section 5.2 in Kajihara).

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Torres whose telephone number is (703) 308-7066. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Joseph D. Torres, PhD
Art Unit 2133